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 Abstract - Multi-level power converters have gained much 
attention in recent years due to their high power quality, low 
switching losses, and high-voltage capability. These advantages 
make the multi-level converter a candidate topology for the next 
generation of Naval ship prolusion systems.  The primary 
disadvantage of these systems is the large number of semiconductors 
involved.  This paper presents a reduced parts-count rectifier which 
is well suited for Naval rectifier applications where bi-directional 
power flow is not required.  The proposed converter is analyzed and 
experimentally verified on an 18kW four-level rectifier/inverter 
system. 
 
Keywords: Multi-level converters, four-level converters, multi-level 




 The general trend in power electronics has been to switch 
power semiconductors at increasingly high frequencies in order 
to minimize harmonics and reduce passive component sizes.  
However, the increase in switching frequency increases the 
switching losses which become significant at high power levels.  
Several methods for decreasing switching losses, and the same 
time improving power quality, have been proposed including 
constructing resonant converters and multi-level converters [1]. 
 Resonant converters avoid switching losses by adding an LC 
resonant circuit to the hard switched inverter topology.  The 
inverter transistors can be switched when their voltage or current 
is zero, thus mitigating switching losses.  Examples of this type of 
converter include the resonant DC link [2], and the Auxiliary 
Resonant Commutated Pole inverter (ARCP)  [3,4].  One 
disadvantage of resonant inverters is that the added resonant 
circuitry will increase the complexity and cost of the converter 
control.  Furthermore, high IGBT switching edge rates can create 
switch level control problems. 
 Multi-level converters offer another approach to providing 
high power quality.  In particular, these converters offer a high 
number of switching states so that the output voltage can be 
"stepped" in smaller increments [5-14].  This allows mitigation of 
harmonics at a low switching frequencies thereby reducing 
switching losses.  In addition, EMC concerns are reduced through 
the lower common mode current facilitated by lower dv/dt's 
produced by the smaller voltage steps.  One disadvantage of these 
techniques is that they require a high number of switching 
devices.  Although the devices are rated at a lower voltage, gate 
drive and control circuitry must still be provided.  The primary 
disadvantage of multi-level inverters is that they must be supplied 
from isolated DC voltage sources or a bank of series capacitors 
with balanced voltages.  In systems where isolated DC sources 
are not practical, capacitor voltage balancing becomes the 
principal limitation for multi-level converters. 
 Research in the area of multi-level rectifiers has involved 
reducing the number of IGBT's required for a three-level rectifier 
[12-14].  By this method, the rectifier cost can be reduced.  
However, the performance is somewhat limited.  In this paper, an 
alternate method of reducing the number of IGBT's is presented.  
The new method is applicable to rectifiers with any number of 
voltage levels.  The analysis is presented and it is shown that the 
performance limitation is less severe for rectifiers involving four 
or more voltage levels.  The proposed rectifier is experimentally 
verified on a four-level laboratory rectifier/inverter system. 
  
II. FOUR-LEVEL DRIVE SYSTEM DESCRIPTION 
 
 Figure 1 shows the four-level rectifier / inverter system 
described herein.  The fixed frequency AC source and input 
inductors may represent a utility grid or a synchronous generator 
on a Naval ship power system.  The four-level rectifier and 
associated control ensures that the capacitor DC voltages 1cv , 
2cv , and 3cv  are identical.  With these voltages balanced, the 
four-level inverter and associated control can properly supply the 
induction motor with high power quality waveforms.  The 
induction motor is a standard NEMA type B industrial design 
having a well established model [15].  Since the power electronic 
conversion is the main focus of this paper, details of the machine 
equations will not be included herein. 
 
A. Four-Level Converter 
 
 The term converter will be used to describe any power 
electronic conversion device.  Specific terms such as rectifier or 
inverter are used to specify a particular converter.  The 
topological detail of the four-level converter is well documented 
in the literature [6-8,10,11] and will not be covered in detail 
herein.  Although the converter has a high number of switching 
devices, the operation is fairly straightforward.  Essentially, each 
phase of the inverter or rectifier can be connected to the points 
0d , 1d , 2d , or 3d  through suitable switching of the converter 
transistors [5-11].  The resulting inverter line-to-ground voltage 
for a particular phase is determined from the switching state and 
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where xs  is the inverter switching state for one phase and x  may 
be a , b , or c .  In should be noted that for an n-level inverter, 
the switching state has a range of )1(,1,0 −= nsx K .  Likewise, 











where xrs  is the switching state for phase x  of the rectifier. 
 
B.  Modulation 
 
 From (1-2), it can be seen that the converter voltages can be 
controlled through the switching states.  Several modulation 
methods exist for determining the switching states in order that 
the voltages approximate desired values [7,8,11,13].  As depicted 
in Fig. 1, a voltage source method is use for the inverter and a 
current-regulated method is used for re rectifier.  Specific details 
of the modulation will not be included herein, but may be found 
in [7,9]. 
 
C. Redundant State Selector 
 
 In order for the four-level power conversion processes 
(rectifier and inverter) to operate properly, the voltages on all 
three capacitors must be equal.  However, current drawn from the 
junctions 1d  and 2d  will tend to unbalance the capacitor 
voltages.  Assuming that the capacitor voltage error is small, 
redundant switching states can be used which result in the same 
AC load voltages but have different effect on the charging and 
discharging of the capacitors [10].  For the four-level inverter, the 
problem may be reduced to four cases defined by the number of 
capacitors that the phases are connected across [10].  Figure 2 
shows examples of the four cases.  The redundant switching 
states of these cases may be found by incrementing or 
decrementing the switching states of all three phases.  For 
example, case 0 is obtained by setting ( 1=as , 1=bs , 1=cs ).  
The induction motor voltages will be the same if the redundant 
states ( 0=as , 0=bs , 0=cs ) or ( 2=as , 2=bs , 2=cs ) or 
( 3=as , 3=bs , 3=cs ) are used.  However, for case 0, the 
redundant states do not change the currents drawn from the 
capacitor junctions.  Therefore, redundant state selection is not 
applied to case 0.  From Fig. 2, it can be seen that the switching 
state ( 2=as , 1=bs , 1=cs ) will charge or discharge capacitor 
voltage vc2 depending on the direction of the a-phase current.  
This is an example of case 1 redundancy where the phases are 
connected across one capacitor.  If the a-phase current is positive 
the phases will tend to discharge the capacitor and the phases 
should be connected across the capacitor with the highest voltage 
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this example are ( 1=as , 0=bs , 0=cs ) and 
( 3=as , 2=bs , 2=cs ).  If the a-phase current is negative, the 
phases should be connected across the capacitor with the lowest 
voltage.  There are two ways in which the phases may span two 
capacitors.  These are shown in Fig. 2 as case 2a and case 2b.  As 
can be seen, case 2a has the potential to change the voltages on 
any capacitor.  A decision about the most appropriate redundant 
state for this case should be based on the primary goal of 
controlling the voltage 2cv  and a secondary goal of controlling 
the voltages 1cv  and 3cv .  The purpose of these goals is that the 
connection of the motor phases to the capacitor junctions will 
tend to discharge the center capacitor when commanding high 
load voltage [10].  From the example shown in Fig. 2, it can be 
seen that the c-phase current direction will determine the center 
capacitor charge or discharge for the state shown 
( 3=as , 2=bs , 1=cs ).  For the redundant state 
( 2=as , 1=bs , 0=cs ), the a-phase current will depict the 
capacitor charge or discharge.  In the event that neither state 
improves the center capacitor voltage balance, the decision is 
made based on capacitor voltages 1cv  and 3cv .  Case 2b in Fig. 2 
will not assist in controlling the center capacitor voltage since the 
state shown ( 3=as , 1=bs , 1=cs ) and the redundant state 
( 2=as , 0=bs , 0=cs ) have the same charging or discharging 
effect on 2cv .  In this case, the redundant state could be used to 
balance the capacitor voltages 1cv  and 3cv .  However, this 
imbalance is typically not a difficulty and redundant state 
selection in this case will only increase the switching frequency 
[10].  There are no redundant states that correspond to case 3 and 
therefore redundant state selection is not applied. 
 All cases discussed above can be analyzed off-line and 
programmed as a table into an EPROM or PLD.  Based on the 




cs ), the direction of the phase 
currents, and capacitor voltage imbalance, the memory or logic 
device will select the appropriate state [10].  The redundant state 
selector for the four-level rectifier is identical to that of the 
inverter. 
 
E. DC Link Voltage Control 
 
 The overall DC link voltage is regulated through standard 


















2 πθ += uLLc Vv  (5) 
 












































































































where uθ  is defined as the voltage source electrical angle or 
'utility' angle.  Transformation to the utility reference frame yields 
a q-axis voltage equal to the peak phase voltage and a d-axis 
voltage equal to zero [15].  For unity power factor operation, it is 
necessary to command the d-axis rectifier current to zero.  The q-
axis current can be used to regulate the DC link voltage resulting 












  0* =udri  (7) 
 
where ve  is the DC voltage error defined by 
 
  ccv vve −=
*  (8) 
 
and cv  is the DC link voltage 
 
  321 cccc vvvv ++= . (9) 
 
The inverse transformation necessary to determine *ari , 
*
bri , and 
*
cri  relies on knowledge of the input electrical position uθ .  
Methods for aligning the transformation to this reference frame 
include using a phase locked loop, voltage sensors, or an on-line 
observer.  For this system, the voltage sensor method was used.  
Helpful transformation terms may be directly computed from the 




















πθ  (11) 
 
where LLV  can be observed from the voltage sensors by 
 
  bcuabubcuabuLL vvvvV ++=
22
6
2 . (12) 
 
All necessary transformation terms can be determined from (10-
11) using trigonometric identities [15].  Harmonics in the line 
voltages will appear in the sensor outputs, but may eliminated 
using a low-pass filter.  Compensation for the filter amplitude 
attenuation and phase delay can be incorporated in the control 
software since the source voltage frequency is known. 
 
III. REDUCED PARTS-COUNT MULTI-LEVEL RECTIFIERS 
 
 A reduced parts count three-level rectifier was first introduced 
in 1993 [12].  The general idea behind this topology was a re-
arrangement of IGBT's and diodes in a thee-level rectifier to 
obtain the circuit shown in Fig. 3a.  Although not discussed in the 
literature, this topology is also valid for rectifiers with a higher 
number of voltage levels such as the four-level topology shown 
in Fig 3b.  The general idea of the reduced parts count rectifier 
proposed herein is that the uppermost and lowermost IGBT's in 
the multi-level structure may not be necessary for rectifier 
operation.  Figure 4 displays the proposed topology for the three- 
and four-level case (although the circuit is valid for any number 
of voltage levels).  The performance of the rectifier circuits 
shown in Fig. 7 is identical to those shown in Fig. 3 when 
considering switching states.  However, there is a difference to 
note when the number of voltage levels is greater than three.  For 
the four-level circuit shown in Fig. 3, the inner most IGBT's 
require a rating of cv3
2 .  Whereas the outer most IGBT's require 
a voltage rating of cv3
1 .  The imbalance of voltage ratings 
precludes the use of dual IGBT modules in this topology.  For 
high-voltage applications, two IGBT's in series may be used for 
the high-voltage IGBT's.  However, this solution increases the 
parts count to that of a fully active four-level rectifier.  In the 
proposed four-level topology, the innermost diodes must be rated 
at cv3
2 .  This is not much of a problem compared to high-voltage 
IGBT's since series connecting diodes is straightforward.  It 
should be pointed out that this voltage rating problem becomes 
more significant for higher level topologies. 
 Table I shows the number of IGBT's required for the fully 
active multi-level rectifier and the reduced parts count rectifier 
assuming a three-phase system.  As can bee seen, the IBGT 
savings effectively allows higher level operation with the same 
number of IGBT's as a fully active rectifier having a lower 



















a) Three-level b) Four-level
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involve a large number of phases for redundancy.  In this case, 
the semiconductor savings is even greater than that of a three-
phase system. 
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4 18 12 
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 The primary concern with reduced parts count rectifier is the 
limitation on performance due to the reduced number of 
transistors.  This is usually a function of the power factor on the 
input and can be evaluated by plotting the rectifier voltage 
vectors [12,13] obtainable by transforming the converter phase 
voltages to the stationary reference frame [6-8].  Figure 5 shows 
the rectifier voltage vectors for the three-level rectifier.  The 
current vector in the utility reference frame is also shown on the 
vector plot.  This is obtained by transforming the rectifier currents 
ari , bri , and cri  to the utility reference frame and then defining 






qdr ijii −= . (13) 
 
Consider the case where the current vector lies between the 
dashed lines as shown in Fig. 5.  In this case, the a-phase current 
is negative and the lowest voltage level is not available in this 
phase due to the absence of the transistor.  Likewise, the b- and c-
phase currents are positive which excludes the highest voltage 
level for theses phases.  For this reason, the voltage vectors 
marked with an x are not available when the current vector is in 
this region.  The remaining voltage vectors are available for use 
by the modulation.  However, all redundant states are not 
available for the vectors indicated by the open circles.  The 
resulting area available for voltage synthesis is indicated by the 
dotted hexagon region.  Figures 6 and 7 show similar voltage 
vector plots for four- and six-level rectifiers respectively.  As can 
be seen, a wider area is opened up for voltage synthesis as the 
number of voltage levels is increased. 
 In order to determine the limitation imposed on the reduced 
parts count rectifier, consider the case of the four-level rectifier 
with the voltage vector plot shown in Fig. 6.  Therein, the utility 
reference frame axes qu and du are included along with the 
voltage vector uqdrv .  In this case, the voltage vector must lie 
inside the dotted hexagon.  The right-most edges of the hexagon 
are typical limitations due to the DC link voltage.  The primary 








dr vv ≤ . (14) 
 
It would be useful to express this limitation as a function of the 
commanded current.  This can be accomplished by transforming 
the rectifier input voltage equation to the utility reference frame.  












dr viLv +−= ω . (16) 
 


































=  (17) 
 
  0=udv . (18) 
 
Since unity power factor is commanded, the d-axis utility 
reference frame current is set to zero and the q-axis current is 
regulated to a negative value as per (6-7).  Using this information, 
and transforming the rectifier voltages to the stationary reference 









dr iLVv θωθ −−= . (19) 
 
As can be seen from Fig. 6, the worst case operating condition, in 
terms of violating the voltage constraint, is when 6
πθ −=u .  
Under these conditions, it can be seen from (14) and (19) that the 

























Equation (20) may be used to evaluate the suitability of the four-
level reduced parts-count rectifier under specific operating 
conditions.  Notice that the limit is increased with increasing 
commanded DC voltage and decreasing input voltage.  
Furthermore, lower values of line inductance and voltage source 
frequency will increase the limit on q-axis current. 
 
IV. LABORATORY VERIFICATION 
 
 An 18 kW laboratory test system with the structure shown in 
Fig. 1 has been constructed for validation of the proposed 
rectifier.  The input voltage is a 60Hz source with V421=LLV  
and mH7.2=L .  The rectifier control PI gains are set to 
A/V1=pK  and secA/V10 ⋅=iK  in order to regulate the DC 
link voltage to V660* =cv .  The rectifier modulation control 
utilizes a hysteresis level of A13 =h  [7].  The inverter 
modulation control was operated with a modulation index of 
98.0=m  and a commanded frequency of Hz100* =f  [9].  
The induction motor parameters are shown in Table I [15]. 
   
Table I.  Induction machine parameters. 
4=P  mH55=M  
Ω= 2.0sr  mH91.1=lsL  




For the studies that follow, the induction motor is mechanically 
loaded using a synchronous generator.  In this system reduced 
parts count rectifier operation was obtained by gating off the 
upper-most and lower-most IGBT's in the rectifier.  Based on the 
parameters and operating conditions it can be determined from 
(20) that the magnitude of the q-axis current must be limited to 
93.2A if a reduced parts count rectifier is used.  With this current 
limitation and unity power factor operation, the rectifier input 
power is limited to 48kW which is more than enough for the 
18kW load. 
 Figures 8 and 9 show the system steady-state performance for 
the fully active rectifier and reduced parts count rectifier 
respectively.  Therein, the source voltage and rectifier current are 
shown. 
























Figure 8.  Four-level system performance


























Figure 10.  Four-level system transient performance




Figure 9.  Four-level system performance



























Figure 11.  Four-level system transient performance





The rectifier current has been inverted so that unity power factor 
operation can be readily displayed.  As can be seen, the 
performance of the reduced parts count rectifier is identical to that 
of the fully active rectifier. 
 Figures 10 and 11 demonstrate the system performance under 
a step change in load for the fully active rectifier and reduced 
parts count rectifier respectively.  In this study, the motor load is 
stepped from no-load to rated operation.  The capacitor voltages 
vc1, vc2, and vc3 as well as the motor current ias are shown.  As can 
be seen, the PI regulator ensures capacitor voltage balance.  It is 
also seen that the reduced parts count rectifier performance is the 




 A new type of reduced parts-count multi-level rectifier has 
been introduced.  The analysis is presented and it has been shown 
that there is little performance limitation for rectifiers where the 
voltage levels number four or greater.  However, the operation is 
limited to unidirectional power flow, hence making it suitable for 
Naval propulsion system applications.  Laboratory studies 
compare a four-level reduced parts-count rectifier to a standard 
four-level rectifier and indicate identical performance.  However, 
the reduced parts-count rectifier utilizes 12 IGBT's whereas the 
fully active rectifier utilizes 18. 
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